archive/ruby
1
0
Fork 0
mirror of https://github.com/ruby/ruby.git synced 2025-08-24 13:34:17 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

Typofix under bootstraptest, spec and yjit directories

Browse source
This commit is contained in:
Hiroshi SHIBATA 2023-12-25 13:48:26 +09:00
parent 2cdbeb29e6
commit 863ded45a1
No known key found for this signature in database
GPG key ID: F9CF13417264FAC2
7 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

2
yjit/src/backend/x86_64/mod.rs
View file

@ -135,7 +135,7 @@ impl Assembler
// Opnd::Value operands into registers here because:
//
// - Most instructions can't be encoded with 64-bit immediates.
// - We look for Op::Load specifically when emiting to keep GC'ed
// - We look for Op::Load specifically when emitting to keep GC'ed
// VALUEs alive. This is a sort of canonicalization.
let mut unmapped_opnds: Vec<Opnd> = vec![];